Open Access

ARTICLE

Performance Measurement of Energy Efficient and Highly Scalable Hybrid Adder

B. Annapoorani^*, P. Marikkannu

Anna University Regional Campus, Coimbatore, Tamilnadu, India

* Corresponding Author: B. Annapoorani. Email:

Computer Systems Science and Engineering 2023, 45(3), 2659-2672. https://doi.org/10.32604/csse.2023.025075

Received 10 November 2021; Accepted 15 February 2022; Issue published 21 December 2022

Abstract

The adders are the vital arithmetic operation for any arithmetic operations like multiplication, subtraction, and division. Binary number additions are performed by the digital circuit known as the adder. In VLSI (Very Large Scale Integration), the full adder is a basic component as it plays a major role in designing the integrated circuits applications. To minimize the power, various adder designs are implemented and each implemented designs undergo defined drawbacks. The designed adder requires high power when the driving capability is perfect and requires low power when the delay occurred is more. To overcome such issues and to obtain better performance, a novel parallel adder is proposed. The design of adder is initiated with 1 bit and has been extended up to 32 bits so as verify its scalability. This proposed novel parallel adder is attained from the carry look-ahead adder. The merits of this suggested adder are better speed, power consumption and delay, and the capability in driving. Thus designed adders are verified for different supply, delay, power, leakage and its performance is found to be superior to competitive Manchester Carry Chain Adder (MCCA), Carry Look Ahead Adder (CLAA), Carry Select Adder (CSLA), Carry Select Adder (CSA) and other adders.

---

Keywords

---