Open Access

ARTICLE

An Efficient AES 32-Bit Architecture Resistant to Fault Attacks

Hassen Mestiri^1,2,3,*, Imen Barraj^4,5, Abdullah Alsir Mohamed¹, Mohsen Machhout³

1 Department of Computer Engineering, College of Computer Engineering and Sciences, Prince Sattam bin Abdulaziz University, Al-Kharj, 11942, Saudi Arabia
2 Higher Institute of Applied Sciences and Technology of Sousse, University of Sousse, Tunisia
3 Electronics and Micro-Electronics Laboratory, Faculty of Sciences of Monastir, University of Monastir, Tunisia
4 METS Research Group, Electrical Engineering Department, National Engineers School of Sfax, University of Sfax, Tunisia
5 Higher Institute of Computer Science and Multimedia of Gabes, University of Gabes, Tunisia

* Corresponding Author: Hassen Mestiri. Email:

Computers, Materials & Continua 2022, 70(2), 3667-3683. https://doi.org/10.32604/cmc.2022.020716

Received 04 June 2021; Accepted 07 July 2021; Issue published 27 September 2021

Abstract

The Advanced Encryption Standard cryptographic algorithm, named AES, is implemented in cryptographic circuits to ensure high security level to any system which required confidentiality and secure information exchange. One of the most effective physical attacks against the hardware implementation of AES is fault attacks which can extract secret data. Until now, a several AES fault detection schemes against fault injection attacks have been proposed. In this paper, so as to ensure a high level of security against fault injection attacks, a new efficient fault detection scheme based on the AES architecture modification has been proposed. For this reason, the AES 32-bit round is divided into two half rounds and input and pipeline registers are implemented between them. The proposed scheme is independent of the procedure the AES is implemented. Thus, it can be implemented to secure the pipeline and iterative architectures. To evaluate the robustness of the proposed fault detection scheme against fault injection attacks, we conduct a transient and permanent fault attacks and then we determine the fault detection capability; it is about 99.88585% and 99.9069% for transient and permanent faults respectively. We have modeled the AES fault detection scheme using VHDL hardware language and through hardware FPGA implementation. The FPGA results demonstrate that our scheme can efficiently protect the AES hardware implementation against fault attacks. It can be simply implemented with low complexity. In addition, the FPGA implementation performances prove the low area overhead and the high efficiency and working frequency for the proposed AES detection scheme.

---

Keywords

---

Citations